Files
hekate-pro/bdk
CTCaer 5a35a61753 bdk: se: adjust T210 silicon errata coherency WAR
Add a 15us worst case scenario delay after OP done for T210.
Practically, because of 1600 MHz RAM, less than 1us delay is needed.
(204 MHz: 15us, 408 MHz: 5us, etc).
2026-03-27 10:02:21 +01:00
..
2026-03-27 10:00:26 +01:00
2026-03-27 10:00:26 +01:00
2026-03-27 09:57:59 +01:00
2026-03-27 10:00:26 +01:00
2026-03-27 09:05:58 +01:00
2026-03-27 09:44:07 +01:00
2022-01-15 23:58:27 +02:00
2022-01-15 23:58:27 +02:00
2021-04-11 10:30:24 +03:00