ldr/sysclk: update tWRL setting method

This commit is contained in:
souldbminersmwc
2026-01-21 15:45:51 -05:00
parent 382f6d5834
commit 6d0399f352
3 changed files with 12 additions and 10 deletions

View File

@@ -54,8 +54,8 @@ volatile CustomizeTable C = {
/* Set to 4 read and 2 write for 1866b tWRL. */
/* For 2133 tWRL: 8 read and 4 write. */
.mem_burst_read_latency = 8,
.mem_burst_write_latency = 4,
.mem_burst_read_latency = 40,
.mem_burst_write_latency = 18,
.eristaCpuUV = 0,
.eristaCpuVmin = 800,

View File

@@ -42,8 +42,8 @@ namespace ams::ldr::oc {
const u32 BL = 16;
/* Base latency for read and write (tWRL). */
const u32 RL = 28 + C.mem_burst_read_latency;
const u32 WL = 14 + C.mem_burst_write_latency;
const u32 RL = C.mem_burst_read_latency;
const u32 WL = C.mem_burst_write_latency;
/* Switch uses RL_DBI, todo: get rid of non DBI_RL. */
const u32 RL_DBI = RL + 4;