Files
hekate/bdk
CTCaer 68281d3051 bdk: se: adjust T210 silicon errata coherency WAR
Add a 15us worst case scenario delay after OP done for T210.
Practically, because of 1600 MHz RAM, less than 1us delay is needed.
(204 MHz: 15us, 408 MHz: 5us, etc).
2026-01-15 19:02:36 +02:00
..
2026-01-06 23:10:42 +02:00
2022-10-11 06:16:38 +03:00
2026-01-12 03:08:20 +02:00
2025-12-17 07:11:51 +02:00
2026-01-12 03:57:39 +02:00
2025-06-22 13:24:47 +03:00
2025-08-27 15:08:11 +03:00
2022-01-15 23:58:27 +02:00
2022-01-15 23:58:27 +02:00
2021-04-11 10:30:24 +03:00