Files
hekate-pro/bdk/soc
CTCaer ac0d98ad29 bdk: clock: use SET/CLR registers for all modules
This is not mandatory but removes unnecessary load-mask/or-stores.

On the other hand, due to an undocumented T210 silicon errata,
these are mandatory for SDMMC modules.
This is because a fraction of T210 chips can glitch out and cause SoC hang.
T210B01 is not affected.
2026-03-27 09:51:46 +01:00
..
2022-01-20 12:32:02 +02:00
2024-10-04 21:54:58 +03:00
2026-03-27 09:48:54 +01:00
2026-03-27 09:48:54 +01:00
2026-03-27 09:48:54 +01:00
2023-03-31 07:43:16 +03:00
2023-03-31 07:43:16 +03:00
2024-10-04 21:45:57 +03:00
2024-10-04 21:45:57 +03:00
2024-10-04 21:53:17 +03:00
2023-12-25 04:08:34 +02:00
2020-11-26 01:41:45 +02:00
2024-04-25 04:52:13 +03:00
2024-04-25 04:52:13 +03:00
2026-03-27 09:44:06 +01:00
2026-03-27 09:44:06 +01:00
2026-03-27 09:48:54 +01:00
2024-10-10 18:22:03 +03:00
2023-06-09 10:33:11 +03:00
2024-10-04 21:52:24 +03:00
2025-05-13 16:17:31 +02:00