refactore readme; add more ram clocks and remove arbitrary 1731.2 MHz; rename sys-clk to sys-clk-OC and add its source directly for easier maintenance
This commit is contained in:
1 parent
566a7254e5
commit
958de01e00
9 files changed
+74
-1121
No files matched your search
Binary file not shown.
Binary file not shown.
BIN
Binary file not shown.
Binary file not shown.
Binary file not shown.
Reference in new issue
Block a user