Files
Atmosphere/fusee/fusee-primary/src
Tomasz Moń 0534e36cf8 Set SDMMC controller to SDR104 as a workaround
According to Tegra X1 Series Processors Silicon Errata there is possible
misalignment of received data which results in a CRC error. The issue is
present only in SDR50 mode.
2018-05-27 17:43:25 +02:00
..
2018-05-24 01:17:13 +02:00
2018-05-13 23:49:50 +02:00
2018-05-13 23:49:50 +02:00
2018-04-07 21:45:57 -06:00
2018-04-07 21:45:57 -06:00
2018-05-21 14:18:03 +02:00
2018-05-20 22:57:25 +02:00
2018-04-07 21:45:57 -06:00
2018-05-20 23:52:09 +02:00
2018-05-20 14:11:46 +02:00
2018-05-20 22:57:25 +02:00
2018-05-20 14:11:46 +02:00
2018-04-07 21:45:57 -06:00
2018-05-21 21:18:30 +02:00
2018-05-20 16:18:48 +02:00
2018-05-08 23:08:54 -04:00
2018-05-08 14:56:17 +02:00
2018-05-04 03:24:27 -06:00