TuxSH
|
26bda4f32d
|
thermosphere: refactor tegra uart code, etc.
|
2020-02-04 19:12:21 +00:00 |
|
TuxSH
|
a552c254e0
|
thermosphere: pl011 uart refactor
|
2020-02-04 19:12:20 +00:00 |
|
TuxSH
|
57548e67fb
|
thermosphere: fix pl101 uart reg definitions
|
2020-02-04 19:12:20 +00:00 |
|
TuxSH
|
0dd5f1f6d4
|
thermosphere: add hypervisor timer code
|
2020-02-04 19:12:20 +00:00 |
|
TuxSH
|
1345aef693
|
thermosphere: add PPI definitions
|
2020-02-04 19:12:20 +00:00 |
|
TuxSH
|
9787bca325
|
thermosphere: also trap GICH (to deny access)
|
2020-02-04 19:12:19 +00:00 |
|
TuxSH
|
bb1ba5308d
|
thermosphere: handle stage2 data aborts, trap gicd accesses
|
2020-02-04 19:12:19 +00:00 |
|
TuxSH
|
c34df08ed9
|
thermosphere: handle physical IRQs
|
2020-02-04 19:12:19 +00:00 |
|
TuxSH
|
62fd2cd94d
|
thermosphere: add gicv2 register definitions
|
2020-02-04 19:12:19 +00:00 |
|
TuxSH
|
0435b73f63
|
thermosphere: refactor crt0 + watchpoint init
|
2020-02-04 19:12:19 +00:00 |
|
TuxSH
|
7f9c80abec
|
thermosphere: impl stage2 translation
|
2020-02-04 19:12:19 +00:00 |
|
TuxSH
|
0b1ab362c6
|
thermosphere: add shadow page table hooks
note: HCR.TVM not supported by qemu yet
|
2020-02-04 19:12:19 +00:00 |
|
TuxSH
|
823b2c8a6d
|
thermosphere: enable EL2 stage1 translation (doesn't take much space)
Identity map using 1GB L1 blocks
|
2020-02-04 19:12:19 +00:00 |
|
TuxSH
|
001cd7a7b0
|
thermosphere: proper uart_reset impl for uart-b
|
2020-02-04 19:12:18 +00:00 |
|
TuxSH
|
24f0af9e02
|
thermosphere: fix uart fifo init/flushing
|
2020-02-04 19:12:18 +00:00 |
|
TuxSH
|
36911b1365
|
thermosphere: rebase, fix some bugs
uart now works except for fifo flush
|
2020-02-04 19:12:18 +00:00 |
|
TuxSH
|
8e73bdef4c
|
thermosphere: add qemu support
|
2020-02-04 19:12:18 +00:00 |
|